



Phone : Login : Logout : Access Information : Alerts : Sitemap : Help  
Welcome United States Patent and Trademark Office

AbstractPlus

4 View Search Results

Access this document

Full Text: EDE (468 KB)

Download this citation

Choose Citation & Abstract

Download ASCII Text

» Learn More

Rights and Permissions

» Learn More

## A bus on a diet-the serial bus alternative-an introduction to the P1394 High Performance Serial Bus

Leener, M.  
Apple Comput Inc., Santa Clara, CA, USA ;

This paper appears in: **Compucon Spring '92, Thirty-Seventh IEEE Computer Society International Conference, Digest of Papers.**

Publication Date: 24-28 Feb. 1992

On page(s): 316 - 321

Meeting Date: 02/24/1992 - 02/28/1992

Location: San Francisco, CA

INSPEC Accession Number:4315133

Digital Object Identifier: 10.1109/COMPCON.1992.186731

Posted online: 2002-08-06 18:25:32.0

### Abstract

The author discusses the justifications for the use of a serial bus in computer systems. He then describes a leading proposal for such an interconnect: the IEEE P-1394 High Performance Serial Bus. The highlights of the Serial Bus include: (1) a physical layer supporting both cable media and many ANSI/IEEE standard 32-bit buses; (2) variable speed data transmission with a base speed of almost 100 Mbit/sec between nodes separated by distances up to 10 meters; (3) both fair and priority arbitration mechanisms with all nodes guaranteed at least partial access to the bus regardless of priority; (4) bus transactions that include block and single quadlet reads and writes, as well as an isochronous mode which provides a low-overhead guaranteed bandwidth service; and (5) dynamic address assignment that does not require switches or a physical 'slot number'

Index Terms

Inspec

### Controlled Indexing

standards system buses

### Non-controlled Indexing

100 Mbit/s ANSI/IEEE standard 32-bit buses IEEE P-1394 High Performance Serial Bus bandwidth service base speed block quadlet reads block quadlet writes cable media dynamic address assignment fair arbitration isochronous mode partial access physical layer priority arbitration serial bus single quadlet reads single quadlet writes variable speed data transmission

### Author Keywords

Not Available

### References

No references available on IEEE Xplore.

**EAST - [Untitled1:1]**

File View Edit Tools Window Help

☐ Drafts  
☐ Pending  
☒ Active  
     L1: (166) (variable nea  
     L2: (1) 11 same bandwi  
     L3: (12) 11 and (bandwi  
     L4: (12) 12 or 13  
☐ Failed  
☐ Saved  
☐ Favorites  
☐ Tagged (0)  
☐ UDC  
☐ Queue  
☐ Trash

Search      
 DBs  USPAT ☒ Plurals  
 Default operator:  OR   
☒ Highlight all hit terms initially

12 or 13

	U	I	Document ID	Issue Dat	Pages	Title	Current OR	Current X
1	<input type="checkbox"/>	<input type="checkbox"/>	US 7062587 B2	20060613	46	Unidirectional bus architecture for SoC ap	710/305	710/100
2	<input type="checkbox"/>	<input type="checkbox"/>	US 6900812 B1	20050531	20	Logic enhanced memory and method therefore	345/540	345/531; 345/537;
3	<input type="checkbox"/>	<input type="checkbox"/>	US 6636223 B1	20031021	20	Graphics processing system with logic enhan	345/581	345/522; 345/537;
4	<input type="checkbox"/>	<input type="checkbox"/>	US 6636221 B1	20031021	20	Graphics processing system with enhanced bu	345/505	345/522; 345/537;
5	<input type="checkbox"/>	<input type="checkbox"/>	US 6006303 A	19991221	17	Priority encoding and decoding for memory arc	710/244	710/240; 710/40;
6	<input type="checkbox"/>	<input type="checkbox"/>	US 5905998 A	19990518	57	Transaction activation processor for controlli	711/144	711/121; 711/143;
7	<input type="checkbox"/>	<input type="checkbox"/>	US 5889969 A	19990330	15	Logical bus structure including plural physic	710/113	710/241; 710/316
8	<input type="checkbox"/>	<input type="checkbox"/>	US 5684977 A	19971104	58	Writeback cancellation processing system for u	711/143	711/120
9	<input type="checkbox"/>	<input type="checkbox"/>	US 5657472 A	19970812	61	Memory transaction execution system and me	711/158	711/143
10	<input type="checkbox"/>	<input type="checkbox"/>	US 5655100 A	19970805	58	Transaction activation processor for controlli	711/144	711/121; 711/143;
11	<input type="checkbox"/>	<input type="checkbox"/>	US 5634068	19970527	70	Packet switched cache	711/141	